

Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3	CLOCK GENERATOR
4-7	Auburndale CPU
8-13	Ibex Peak-M
14-15	DDRIII SO-DIMM
16-22	Discreate VGA (M92-XT)
23	LCD + Camera Conn.
24	HDMI Conn.
25	CRT Conn.
26	Audio Codec ALC269
27	RTL8111DL
28	SATA HDD & ODD
29	USB x 2 & ESATA
30	USB X2/SIM_CARD/LEDs/RF
31	MINI-Card (UWB & WWAN)
32	MINI-Card (WLAN)
33	ONFI
34	Express Card
35	K/B & T/P
36	BLUETOOTH
37	FAN & Thermal
38	G-Sensor
39	B To B Conn.
40	iTPM & RFID EEPROM
41	KBC IT8502E
42	HOLD & SKEW
43	Discharge
44	Charger
45	DDR3 (TPS5116REGR)
46	1.05V_VTT & 1.05_PCH (RT8204)
47	3V/5V (MAX17101)
48	CPU (MAX17082)
49	DIS_GFX_VCC (MAX8792)
50	DIS_1.8V_RUN (OZ8116LN)
51	Power Block Dianram
52	XDP
53	Revision & Schematic Value Description
54	BOM Matrix Table

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	23,32,43,44,45,46,47,48,49,50	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	9,12,41	RTC		S0-S5
3VPCU	+3.3V	9,23,27,30,32,35,39,41,43,44,47	ITE8052 POWER	3V5V_EN	S0-S5
5VPCU	+5V	14,43,44,45,46,47,49,50	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	23,38,43,45,46,47	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	27,43	LAN POWER	LAN_ON	
5V_S5	+5V	12,29,30,43	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,9,10,11,12,43,52	Sys Management,PCH Resume Well, Intel HD Audio,USB,WLAN WiMAX POWER	S5_ON	S0-S3
5VSUS	+5V	23,39,43,48	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	14,15,30,34,41,43,49	SLP_S4# CTRLD POWER	SUSON	S0-S3
1.5VSUS	+1.5V	4,6,14,15,43,45,46,49,50	SODIMM POWER	SUSON	S0-S3
0.75VSMDDR_VTERM	+0.75V	14,15,43,45	DDR3 SODIMM REFERENCE POWER	MAIN_ON	S0
+5V	+5V	12,18,23,24,25,26,28,35,37,41,43,44	SLP_S3# CTRLD POWER	MAIN_ON	S0
+3V	+3.3V	3,4,8,9,10,11,12,14,15,17,23,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,43,44,45,46,47,48,50,52	SLP_S3# CTRLD POWER	MAIN_ON	S0
+1.8V	+1.8V	6,12,17,18,21,22,33,43,50	LVDS,NVM POWER	MAIN_ON	S0
+1.5V	+1.5V	12,18,19,20,31,32,34,45,46	Mini PCIe,Express Card POWER	MAIN_ON	S0
+1.05V_VTT	+1.05V	4,6,11,12,43,46,48,52	AuBurndale VTT POWER	MAIN_ON	S0
+1.05V_PCH	+1.05V	3,10,12,43,46,52	PCH CORE POWER	1.05V_RUN_ON	S0
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,43,49	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		6,43,48	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	23	LCD Power	ENVDD	S0
+5V_ODD	+5V	28	ODD Power	MAIN_ON	S0
+5V_HDD	+5V	28	HDD Power	MAIN_ON	S0
BAT-V	+10V~+17V	44	MAIN BATTERY	CHG_PBATT	S0-S5



PROJECT : LL3A
Quanta Computer Inc.

Size
A3

Document Number

FRONTPAGE

Rev
1C

Date:

Tuesday, October 20, 2009

Sheet

2





of

47



[4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,32,33,34,35,37,40,42,43,44,45,46]
[4,6,8,9,10,11,12,25,40,44,46]


+3V

+1.05V_VTT




	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz






AUBURNDALE PROCESSOR (DDR3)

05







AUBURNDALE PROCESSOR (GND)




AUBURNDALE PROCESSOR(RESERVED, CFG)


07







	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed


IBEX PEAK-M (LVDS,DDI)






IBEX PEAK-M (HDA,JTAG,SATA)







IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

[3,4,6,8,9,10,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,32,33,34,35,37,40,42,43,44,45,46] +3V
[4,8,9,10,12,25,31,40] 3V_S5
[3,4,6,8,9,10,12,25,40,44,46] +1.05V_VTT




11





Board ID

Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0



Model ID

Model ID	MODEL_ID0	MODEL_ID1
Default	0	0
LL3/LL3A	0	1
LL5/LL5A	1	0
	1	1






SV_SET_UP 1-X High = Strong (Default)



PROJECT :LL3A
Quanta Computer Inc.


Size Custom Document Number **PCH 4/6 (GPIO)** Rev 1C

Date: Saturday, October 24, 2009 Sheet 11 of 47












Place these Caps near So-Dimm1.






U25A
PBG4533-NVIDIA-GEFORCE6250
EV8N10M

AD7	PEX_IOVDD_01	AD10	PEG_C_RXP0	C32	0.1U/10V/X5R_4	PEG_RXP0 [4]
AD8	PEX_IOVDD_02	AD11	PEG_C_RXN0	C42	0.1U/10V/X5R_4	PEG_RXN0 [4]
AD9	PEX_IOVDD_03	AD12	PEG_C_RXP1	C46	0.1U/10V/X5R_4	PEG_RXP1 [4]
AE7	PEX_IOVDD_04	AD13	PEG_C_RXN1	C50	0.1U/10V/X5R_4	PEG_RXN1 [4]
AE7	PEX_IOVDD_05	AD14	PEG_C_RXP2	C61	0.1U/10V/X5R_4	PEG_RXP2 [4]
AG7	PEX_IOVDD_06	AD15	PEG_C_RXN2	C70	0.1U/10V/X5R_4	PEG_RXN2 [4]
AB13	PEX_IOVDDQ_01	AD16	PEG_C_RXP3	C71	0.1U/10V/X5R_4	PEG_RXP3 [4]
AB17	PEX_IOVDDQ_02	AD17	PEG_C_RXN3	C82	0.1U/10V/X5R_4	PEG_RXN3 [4]
AB7	PEX_IOVDDQ_03	AD18	PEG_C_RXP4	C89	0.1U/10V/X5R_4	PEG_RXP4 [4]
AB8	PEX_IOVDDQ_04	AD19	PEG_C_RXN4	C99	0.1U/10V/X5R_4	PEG_RXN4 [4]
AB9	PEX_IOVDDQ_05	AD20	PEG_C_RXP5	C102	0.1U/10V/X5R_4	PEG_RXP5 [4]
AC13	PEX_IOVDDQ_06	AD21	PEG_C_RXN5	C114	0.1U/10V/X5R_4	PEG_RXN5 [4]
AC7	PEX_IOVDDQ_07	AD22	PEG_C_RXP6	C118	0.1U/10V/X5R_4	PEG_RXP6 [4]
AD7	PEX_IOVDDQ_08	AD23	PEG_C_RXN6	C126	0.1U/10V/X5R_4	PEG_RXN6 [4]
AD8	PEX_IOVDDQ_09	AD24	PEG_C_RXP7	C128	0.1U/10V/X5R_4	PEG_RXP7 [4]
AE6	PEX_IOVDDQ_10	AD25	PEG_C_RXN7	C140	0.1U/10V/X5R_4	PEG_RXN7 [4]
AG6	PEX_IOVDDQ_11	AD26	PEG_C_RXP8	C141	0.1U/10V/X5R_4	PEG_RXP8 [4]
	PEX_IOVDDQ_12	AD27	PEG_C_RXN8	C152	0.1U/10V/X5R_4	PEG_RXN8 [4]
			PEG_C_RXP9	C158	0.1U/10V/X5R_4	PEG_RXP9 [4]
			PEG_C_RXN9	C169	0.1U/10V/X5R_4	PEG_RXN9 [4]
			PEG_C_RXP10	C154	0.1U/10V/X5R_4	PEG_RXP10 [4]
			PEG_C_RXN10	C157	0.1U/10V/X5R_4	PEG_RXN10 [4]
			PEG_C_RXP11	C184	0.1U/10V/X5R_4	PEG_RXP11 [4]
			PEG_C_RXN11	C188	0.1U/10V/X5R_4	PEG_RXN11 [4]
			PEG_C_RXP12	C174	0.1U/10V/X5R_4	PEG_RXP12 [4]
			PEG_C_RXN12	C183	0.1U/10V/X5R_4	PEG_RXN12 [4]
			PEG_C_RXP13	C201	0.1U/10V/X5R_4	PEG_RXP13 [4]
			PEG_C_RXN13	C199	0.1U/10V/X5R_4	PEG_RXN13 [4]
			PEG_C_RXP14	C194	0.1U/10V/X5R_4	PEG_RXP14 [4]
			PEG_C_RXN14	C197	0.1U/10V/X5R_4	PEG_RXN14 [4]
			PEG_C_RXP15	C192	0.1U/10V/X5R_4	PEG_RXP15 [4]
			PEG_C_RXN15	C193	0.1U/10V/X5R_4	PEG_RXN15 [4]
			PEG_C_RXP0			PEG_TXP0 [4]
			PEG_C_RXN0			PEG_TXN0 [4]
			PEG_C_RXP1			PEG_TXP1 [4]
			PEG_C_RXN1			PEG_TXN1 [4]
			PEG_C_RXP2			PEG_TXP2 [4]
			PEG_C_RXN2			PEG_TXN2 [4]
			PEG_C_RXP3			PEG_TXP3 [4]
			PEG_C_RXN3			PEG_TXN3 [4]
			PEG_C_RXP4			PEG_TXP4 [4]
			PEG_C_RXN4			PEG_TXN4 [4]
			PEG_C_RXP5			PEG_TXP5 [4]
			PEG_C_RXN5			PEG_TXN5 [4]
			PEG_C_RXP6			PEG_TXP6 [4]
			PEG_C_RXN6			PEG_TXN6 [4]
			PEG_C_RXP7			PEG_TXP7 [4]
			PEG_C_RXN7			PEG_TXN7 [4]
			PEG_C_RXP8			PEG_TXP8 [4]
			PEG_C_RXN8			PEG_TXN8 [4]
			PEG_C_RXP9			PEG_TXP9 [4]
			PEG_C_RXN9			PEG_TXN9 [4]
			PEG_C_RXP10			PEG_TXP10 [4]
			PEG_C_RXN10			PEG_TXN10 [4]
			PEG_C_RXP11			PEG_TXP11 [4]
			PEG_C_RXN11			PEG_TXN11 [4]
			PEG_C_RXP12			PEG_TXP12 [4]
			PEG_C_RXN12			PEG_TXN12 [4]
			PEG_C_RXP13			PEG_TXP13 [4]
			PEG_C_RXN13			PEG_TXN13 [4]
			PEG_C_RXP14			PEG_TXP14 [4]
			PEG_C_RXN14			PEG_TXN14 [4]
			PEG_C_RXP15			PEG_TXP15 [4]
			PEG_C_RXN15			PEG_TXN15 [4]






LL3A STRAP FUNCTION MAPPING

USER[3:0]: 1111	EDID is used
3GIO_PADCFG[3:0]: 0001	NoteBook
PCI_DEVID[3:0]: 0001	
SUB_VENDOR: 0	No Vedio BIOS ROM
SLOT_CLK_CLG: 1	GPU AND MCH USE COMMON REF CLOCK
PEX_PLL_EN_TERM: 0	DISABLE PEX_PLL TERMINATION
RAMCFG[3:0]: 0010 AND 0011	
XCLK_417: 0	277MHz(Default)
FB_0_BAR_SIZE: 0	256MB(Default)
SMB_ALT_ADDR: 0	0x9E(Default)
VGA_DEVICE: 1	VGA device(Default)


ROM_SI	RAMCFG LSIT:
PD R385:20K/F	0011 SAMSUNG K4W1G1646E-HC12 64M16b * 4PCS
PD R385:15K/F	0010 HYNIX H5TQ1G63BFR-12C 64M16b * 4PCS

PCI_DEVID[4] / SUBVENDOR



Logical Strap Bit Mapping

Straps








	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPIO ASSIGNMENTS


GPIO	NB9X	N10X	I/O	ACTIVE	Function Description
0	General Purpose	General Purpose	I/O	N/A	
1	HPD-C	HPD-C	I	N/A	Hot Plug Detect for IFP Link C
2	LCD0_BL_PWM	LCD0_BL_PWM	O	H	Panel Backlight Brightness Control (PWM Capable)
3	LCD0_VDD	LCD0_VDD	O	H	Panel Power Enable
4	LCD0_BL_PWM	LCD0_BL_PWM	O	H	Panel Backlight ON/OFF
5	GPU_VID0	GPU_VID0	O	N/A	GPU_VID0
6	GPU_VID1	GPU_VID1	O	N/A	GPU_VID1
7	GPU_VID2/MEM_VID	GPU_VID2	O	N/A	GPU_VID2
8	OVERT	OVERT	I/O	L	Thermal Over Temperature
9	FAN_PWM/ALERT	ALERT	I/O	L	Thermal Alert (PWM Capable)
10	MEM_VREF	MEM_VREF	O	N/A	Memory VREF Switch
11	SLI_SYNC	SLI_SYNC	I/O	L	SLI SYNC
12	AC_DET	PWR_LEVEL (in)	I	N/A	Power Level Detect
13	PWR_CTRL0	MEM_VID (out)	O	L	MEM_VID0
14	PWR_CTRL1	PWR_CTRL1	O	N/A	Power Supply Control
15	HPD-E	HPD-E	I	N/A	Hot Plug Detect for IFP Link E
16	DVL_MODE1	FAN_PWM(out)	O	N/A	Fan PWM Control
17	HDMI_DETECT0	Reserved	N/A	N/A	
18	DVL_MODE1	Reserved	N/A	N/A	
19	HDMI_DETECT1	HPD-D	I	N/A	Hot Plug Detect for IFP Link D

Straps	NB9X	N10X	Function Description
ROM_SO	XCLK_277 TVMODE(2) TVMODE(1) TVMODE(0)	XCLK_277 TVMODE(2) TVMODE(1) TVMODE(0)	55nm PU 5K/F ohm 40nm PD 10K/F ohm
ROM_SCLK	PCI_DEVID_EXT SUB_VENDOR SLOT_CLK_CFG PEX_PLL_EN_TERM	PCI_DEVID_EXT SUB_VENDOR SLOT_CLK_CFG PEX_PLL_EN_TERM	55nm/40nm PD 15K/F ohm
ROM_SI	RAMCFG(3) RAMCFG(2) RAMCFG(1) RAMCFG(0)	RAMCFG(3) RAMCFG(2) RAMCFG(1) RAMCFG(0)	Hynix PD 15K/F ohm Samsung PD 20K/F ohm
Strap 2	PCI_DEVID(3) PCI_DEVID(2) PCI_DEVID(1) PCI_DEVID(0)	PCI_DEVID(3) PCI_DEVID(2) PCI_DEVID(1) PCI_DEVID(0)	55nm PU 25K/F ohm 40nm/GS PU 10K/F ohm 40nm/NS PU 25K/F ohm
Strap 1	3GIO_PADCFG(3) 3GIO_PADCFG(2) 3GIO_PADCFG(1) 3GIO_PADCFG(0)	3GIO_PADCFG(3) 3GIO_PADCFG(2) 3GIO_PADCFG(1) 3GIO_PADCFG(0)	40nm/NS PU 34.9K/F ohm
Strap 0	USER(3) USER(2) USER(1) USER(0)	USER(3) USER(2) USER(1) USER(0)	





power up sequence







PROJECT : LL3A
Quanta Computer Inc.

Size Custom	Document Number N10M (GND) 5/5	Rev 1C
Date: Tuesday, October 20, 2009	Sheet 20	of 47




The schematic diagram illustrates the back light control circuit. It includes a 3VPCU power source connected to a 10K₄ resistor (R13) and a 0.1U/10V/X5R₄ capacitor (C15). A 3V source is connected to a 4.7K₄ resistor (R12) and a 47P/50V/NPO₄ capacitor (C27). The circuit features two diodes, D1 (RB500V-40) and D2 (RB500V-40), and a PTC thermistor Q1 (PDTCT144EU). The output is connected to the LCD_BK_OFF pin [9].

[illegible]




DisplayPort




DP_CAD	Behavior
Low	DP signal (AC couple)
High	TMDS signal (DC couple)

ESD Protect

close to DP connector




DP connector




PROJECT :LL3A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DISPLAYPORT CONN	1C
Date:	Tuesday, October 20, 2009	Sheet 24 of 47


LANVCC




Core Power Decoupling





VDDIO Power Decoupling



RJ45 Connector












Transformer





PROJECT :LL3A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LAN(82577LM)	1C
Date:	Tuesday, October 20, 2009	Sheet 25 of 47



**Note:**



SD/MMC	MS	XD
SP0		XD_CD#
SP1	SD_WP	
SP2	SD_CD#	
SP3	SD_DAT1	XD_D4
SP4		XD_D5
SP5	MS_BS	XD_D6
SP6	MS_D1	XD_D7
SP7	SD_DAT0	MS_D0
SP8	SD_DAT7	MS_D2
SP9	MS_INS#	
SP10	SD_DAT6	MS_D3
SP11	SD_CLK	MS_SCLK
SP12	SD_DAT5	XD_D0
SP13	SD_DAT4	XD_WP#
SP14		XD_R/B#
SP15	SD_DAT3	XD_WE#
SP16	SD_DAT2	XD_RE#
SP17		XD_ALE
SP18		XD_CE#
SP19		XD_CLE

For RTS5159

PROJECT :LL3A
Quanta Computer Inc.

Size	Document Number	Rev
B	Card Reader (RTS5159)	1C
Date:	Tuesday, October 20, 2009	Sheet 27 of 47





SATA-HDD CONNECTOR



SATA CD-ROM

C stage


C stage




PROJECT :LL3A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDD/ODD	1C
Date:	Tuesday, October 20, 2009	Sheet 28 of 47


USB 3



USB 2





USB 4




USB 1

USB + E-SATA




USB 0




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output



MiniCard WWAN connector



SIM Card CONN



Layout Note:
UIM_RESET, UIM_CLK, UIM_DATA routing as short as possible




PROJECT : LL3A
Quanta Computer Inc.

Size Custom	Document Number	Rev 1C
MINI-Card (WWAN)		
Date: Tuesday, October 20, 2009	Sheet 30 of 47	




MiniCard WLAN/WiMAX connector

[3,4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,32,33,34,35,37,40,42,43,44,45,46]
 [3,17,21,30,32,33,39,43]
 [4,8,9,10,11,12,25,40]



+3V
 +1.5V
 3V_S5



31



RF ON/OFF SWITCH



PROJECT :LL3A
 Quanta Computer Inc.

Size Custom Document Number MINI-Card (WLAN) Rev 1C



Date: Tuesday, October 20, 2009 Sheet 31 of 47

Mini PCI-E Card 3 SSD

[3,4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,33,34,35,37,40,42,43,44,45,46]

[3,17,21,30,31,33,39,43] +1.5V
+3V

32



PROJECT :LL3A
Quanta Computer Inc.

Size Custom	Document Number MINI Card (SSD)	Rev 1C
Date:	Tuesday, October 20, 2009	Sheet 32 of 47




Express Card

[3,4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,32,34,35,37,40,42,43,44,45,46]
 [3,17,21,30,31,32,39,43]
 [34,35,40,47]

+3V
 +1.5V
 3VSUS


33

+1.5V_CARD Max. 650mA, Average 500mA.
 +3.3V_CARD Max. 1300mA, Average 1000mA.



PCI-Express TX and RX direct to connector.

JAE PX10FS16PH-26P




PROJECT : LL3A
 Quanta Computer Inc.

Size Custom	Document Number	Express Card	Rev 1C
Date:	Tuesday, October 20, 2009	Sheet 33 of 47	

BLUETOOTH




[3,4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,32,33,35,37,40,42,43,44,45,46]
[12,22,23,24,26,28,35,36,37,38,40,42]
[33,35,40,47]

+3V
+5V
3VSUS




34

FINGER PRINTER




TPM





PROJECT :LL3A
Quanta Computer Inc.

Size Custom	Document Number BT/FP/TPM	Rev 1C
Date: Tuesday, October 20, 2009	Sheet 34	of 47




KEYBOARD




For EMI request


TOUCH PAD



FUNCTION BUTTON BOARD




POWER BUTTON BOARD




PROJECT :LL3A
Quanta Computer Inc.

Size Custom	Document Number KB/TP/PW-B/FN-B	Rev 1C
Date: Tuesday, October 20, 2009	Sheet 36	of 47

LED



FAN CONTROL





G-SENSOR (3-Axial)

[3,4,6,8,9,10,11,12,14,15,16,18,19,22,23,24,26,27,28,29,30,31,32,33,34,35,37,40,42,43,44,45,46] +3V
[22,28,40,43,45] +15V



38






PROJECT :LL3A


Quanta Computer Inc.

Size Custom	Document Number G-SENSOR	Rev 1C
Date: Tuesday, October 20, 2009	Sheet 38 of 47	


Hole for CPU support




Hole for CPU Nut




VGA nut




MINI CARD nut (SSD)




MINI CARD nut (WLAN)







MINI CARD nut (WWAN)



Hole for PCH Thermal





Drink Hole



EMI request



Hole for TPM Module






PROJECT : LL3A
Quanta Computer Inc.


Size Custom	Document Number	Rev 1C
	HOLD & SKEW	
Date:	Tuesday, October 20, 2009	Sheet 39 of 47


+3V, +5V




3VSUS, 5VSUS












PROJECT : IL3A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	1.05V_VTT(RT8204) / 1.8V	1C
Date:	Tuesday, October 20, 2009	Sheet 44 of 47


[9,22,25,28,35,36,37,39,40,42,44,47] 3VPCU
 [9,28,40,43,44,47] 5VPCU
 [22,28,40,43] +15V
 [22,39,41,42,43,44,46,47] VIN



PROJECT :LL3A
 Quanta Computer Inc.



For Descrete N10M VGA Only



PROJECT : LL3A
 Quanta Computer Inc.